

# Improving SW-HW processing pipeline for storage stack / service workflows with CXL


Presenters:

**Navneet Rao**, Solution Architect, DCAI / Altera, Intel

**Bhushan Chitlur**, Sr. Principal Engineer, DCAI / Altera, Intel


# Building High Performance Storage Solutions

- Building scalable, disaggregated, secure, scaled-out datacenter storage infrastructure with reliability is extremely challenging
- Current accelerator offload techniques may not be sufficient to meet the increasing demand on high performance secure storage solutions



# Rise of the DPU (aka IPU)

- DPU becomes the focal point for all infrastructure processing which includes networking and storage
- Storage target node requires significantly more storage specific computation (Focus of today's talk)



## Initiator Storage Functions

- E.g., Virtio-blk, NVMe-oF


## Target Storage Acceleration Functions

- Erasure Coding
- Replication
- Deduplication
- Storage Compression
- Storage Encryption



# Challenges : CPU+DPU Co-Processing (PCIe)


- Storage pipeline control + dataplane processing requiring multistep compute intensive operations requires CPU+DPU co-processing
- CPU+DPU coprocessing using PCIe requires multiple data movements between CPU and DPU memory domains, resulting in significant loss in performance




# Storage Node:

CPU+DPU Co-Processing (PCIe) using SPDK software stack / services

## Application usage: Operations



## Memory Domains



## Workflow & Data Structures: `spdk_accel_*`


- `initialize`
  - `get_io_channel`
  - `memory_domain`
    - `get_buf; get_buf_align`
      - `operation_exec_ctx; sequence_finish / reverse / abort`
        - `submit_dif_verify / encrypt / compress / xor`
        - `submit_dif_generate / decrypt / decompress`
        - `submit_crc32c / crc32cv`
        - `submit_compare / copy / dualcast`
  - `put_buf`
- `finish`



# CPU+DPU Co-Processing (CXL)

## Key paradigm shift


- Create single shared memory domain between CPU and DPU
- Use **CXL-attached device memory** (i.e., CXL.mem) as CPU+DPU shared memory
- Avoids explicit data movement between CPU and DPU
- Preserve, leverage existing software stack workflows & datastructure's




# Storage Node:

## CPU+DPU Co-Processing (CXL) using SPDK software stack / services

Application usage: Operations



Memory Domains




Workflow & Data Structures: **spdk\_accel\_\***

- initialize
  - `get_io_channel`
  - memory\_domain
    - `get_buf; get_buf_align`
    - `operation_exec_ctx; sequence_finish / reverse / abort`
      - `submit_dif_verify / encrypt / compress / xor`
      - `submit_dif_generate / decrypt / decompress`
      - `submit_crc32c / crc32cv`
      - `submit_compare / copy / dualcast`
  - `put_buf`
- finish




# Storage Node:


## CPU+DPU Co-Processing (CXL) using SPDK software stack



### STORAGE NODE using CXL



- ✓ Higher IOPS due to simplified Storage data accesses & operations, e.g.,
  - bdev\_write: sequence\_encrypt + sequence\_compress + Storage\_write
  - bdev\_read: Storage\_read + sequence\_decompress + sequence\_decrypt
- ✓ Preserves Software stack / workflow investments
  - Existing CPU accelerators, newer DPU accelerators can both be leveraged
  - Accelerator operations vs [data segmentation & reassembly and storage transport]





# Thank you

- Q&A



# Reference / Back up




# Deployment Scenarios (e.g., 25TB)

N/W compression  
N/W encryption




N/W de-compression  
N/W de-encryption

**Application VM Config**  
8 vCPUs, 128GB, 100Gbps, **25TB**



AWS: Global Accelerator, S3TA  
Google: ???  
Microsoft: Azure Front Door



**Storage Functions**

- Erasure Coding
- Replication
- Deduplication
- Storage Compression
- Storage Encryption



# Implementation Scenario (e.g., SPDK)

