



NAND Flash Design for 30% Power Reduction

Presenter: Toru Tanzawa, Waseda University




*Contributing to a greener society
through innovative researches on integrated circuit design*



Power breakdowns for data center

- “Data centers consumed about 460 TWh of electricity worldwide in 2022, almost 2% of total global electricity demand.” (International energy agency, 2024)
- “Global data center electricity use to double by 2026” (Data Centre Dynamics Ltd)




Storage devices consumes $68\% \times 21\% \sim 14\%$ of power in datacenter.



Internal structure of an SSD

M550 M.2 Type 2280 NAND Flash SSD




- ❑ Multiple NAND dies in SSD
- ❑ 3V and 1.2V power supplies for NAND

Aim: Power reduction without impacting die size and read latency while maintaining compatibility with the existing NAND interface.

Existing low power NAND design

Power profile (Siau, ISSCC, 2019)



(Issue) Peak power limits the number NAND dies operating simultaneously.


(Solution) Shift the peak power points.

(Drawback) Decrease in throughput due to longer average cycle time.


Power distribution for NAND die

ONFI,
<https://www.onfi.org/>

ONFI 4.0



Proposed




- ❑ 1.2V VDDQ used for pre-charge operation for power reduction
- ❑ Existing NAND interface available

Inside NAND die


Power reduction: 30%

Overhead: Die size < 0.1%, Latency ~ 2%

Conventional




Proposed




BL pre-charge operation

Conventional



Proposed



$I_{cell} T_{BL} V_{dd} \quad 100nA \times 5.0us \times \underline{3V}$

$100nA \times 5.0us \times \underline{1.2V}$

6.3pJ



2.5pJ

Power reduction for BL pre-charge



BL sensing operation

Conventional





$$C_{BL} V_{BL} V_{dd}$$

0 pJ

$$I_{cell} T_{BL} V_{dd}$$

Power reduction in BL path ~ 60%

Proposed



$$0.1\text{pF} \times 0.8\text{V} \times 3\text{V}$$




$$100\text{nA} \times 0.1\mu\text{s} \times 3\text{V}$$

0.3pJ

Overhead in read latency ~ 2%



Validation of the proposed design




- Standard 180nm CMOS
- MIM-caps and poly-resistors as BL RC

Summary



60% reduction in BL path
 ~ 30% reduction in NAND die



	Conventional	Proposed
Power supply for BL pre-charging	VDDext (3V)	VDDQ (1.2V)
Power supply for senseamp	VDDint (2V)	VDDint (2V)
Power for read operation	1 (normalized)	0.7
BL access delay	1 (normalized)	1.02
Die size	1 (normalized)	1.001

- ❑ 30% power reduction for NAND while maintaining compatibility with the existing NAND interface
- ❑ 4% power reduction for data center
 (30% (per NAND) x 21% (Storage/server) x 68% (Server/data center))



References

Electricity 2024, International energy agency, 2024: <https://iea.blob.core.windows.net/assets/6b2fd954-2017-408e-bf08-952fdd62118a/Electricity2024-Analysisandforecastto2026.pdf>

“Global data center electricity use to double by 2026“, Data Centre Dynamics Ltd;
<https://www.datacenterdynamics.com/en/news/global-data-center-electricity-use-to-double-by-2026-report/>

Uzaman, S. K., Shuja, J., Maqsood, T., Rehman, F., & Mustafa, S. (2019). A systems overview of commercial data centers: initial energy and cost analysis. *International Journal of Information Technology and Web Engineering (IJITWE)*, 14(1), 42-65.

M550 M.2 Type 2280 NAND Flash SSD

https://www.micron.com/-/media/client/global/documents/products/data-sheet/ssd/m550_m2_2280_ssd.pdf

ONFI, <https://www.onfi.org/>

Siau, C., Kim, K. H., Lee, S., Isobe, K., Shibata, N., Verma, K., ... & Lin, L. (2019, February). 13.5 A 512Gb 3-bit/cell 3D flash memory on 128-wordline-layer with 132MB/s write performance featuring circuit-under-array technology. In *2019 IEEE International Solid-State Circuits Conference-(ISSCC)* (pp. 218-220). IEEE.

“Read circuit and memory system“, WO2022264903A1:

https://patentscope2.wipo.int/search/ja/detail.jsf?docId=WO2022264903&_cid=JP2-LX89R3-26986-2

Makino, H., & Tanzawa, T. (2024). A Low-Power BL Path Design for NAND Flash Based on an Existing NAND Interface. *Journal of Low Power Electronics and Applications*, 14(1), 12.

